Invention Grant
- Patent Title: Pipeline processing communicating adjacent stages and controls to prevent the address information from being overwritten
- Patent Title (中): 沟通处理通信相邻的阶段和控制,以防止地址信息被覆盖
-
Application No.: US11517327Application Date: 2006-09-08
-
Publication No.: US07818546B2Publication Date: 2010-10-19
- Inventor: Shigehiro Asano , Takashi Yoshikawa
- Applicant: Shigehiro Asano , Takashi Yoshikawa
- Applicant Address: JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Tokyo
- Agency: Finnegan, Henderson, Farabow, Garrett & Dunner, L.L.P.
- Priority: JP2006-043182 20060220
- Main IPC: G06F9/00
- IPC: G06F9/00 ; G06F7/38 ; G06F9/44 ; G06F13/00

Abstract:
A bus apparatus for transferring information between a bus master and a bus slave includes a plurality of pipeline registers capable of transmitting information from the bus master to the bus slave by a pipeline processing; and a plurality of management devices that manage each pipeline register. Also, the management device includes: a holding state keeping unit that keeps a holding state as information indicating whether a current stage's pipeline register corresponding to the management device holds information; an adjacent stage's holding state specifying unit that specifies the holding state of a previous stage's pipeline register that transmits information to the current stage's pipeline register and the holding state of a subsequent stage's pipeline register to which information from the current stage's pipeline register is transmitted; and a transfer control unit that determines whether information held by the corresponding pipeline register is transferred.
Public/Granted literature
- US20070198758A1 Bus apparatus, bus system and information transferring method Public/Granted day:2007-08-23
Information query