Invention Grant
- Patent Title: Bias circuit and semiconductor integrated circuit including the bias circuit
- Patent Title (中): 偏置电路和半导体集成电路包括偏置电路
-
Application No.: US12519291Application Date: 2008-05-28
-
Publication No.: US07834701B2Publication Date: 2010-11-16
- Inventor: Tsuyoshi Matsushita , Koji Oka , Junichi Naka
- Applicant: Tsuyoshi Matsushita , Koji Oka , Junichi Naka
- Applicant Address: JP Osaka
- Assignee: Panasonic Corporation
- Current Assignee: Panasonic Corporation
- Current Assignee Address: JP Osaka
- Agency: McDermott Will & Emery LLP
- Priority: JP2007-148361 20070604
- International Application: PCT/JP2008/001335 WO 20080528
- International Announcement: WO2008/149517 WO 20081211
- Main IPC: H03F3/04
- IPC: H03F3/04
Abstract:
A plurality of analog signals are input to input terminals of an analog signal processing circuit ANA2 via respective capacitors C. In a bias circuit Bias for supplying a bias voltage such as a signal ground of the analog signals to the analog signal processing circuit ANA2, in an operational amplifier OpAS, a bias voltage VIr is input from a non-inverting input VIP of a built-in differentiate amplifier circuit, an output terminal of the built-in output amplifier circuit OA1 is connected to an inverting input terminal VIM of the differentiate amplifier circuit DA, and thereby a voltage follower is obtained. Furthermore, a plurality of output amplifier circuits OA2 through OAn are provided so that input terminals thereof are connected to output terminals of the differential amplifier circuit DA, and the output terminals are connected to input terminals IN1 through INn of the analog signal processing circuit ANA2.
Public/Granted literature
- US20100045382A1 BIAS CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING THE BIAS CIRCUIT Public/Granted day:2010-02-25
Information query
