Invention Grant
US07855915B2 Nonvolatile semiconductor storage device capable of high-speed writing 失效
能够高速写入的非易失性半导体存储装置

Nonvolatile semiconductor storage device capable of high-speed writing
Abstract:
A memory cell array includes a plurality of memory cells in each of which a plurality of bits are stored. A sense amplifier detects data read from a memory cell selected from the memory cell array. At the time of a write verify operation for verifying write data, when a threshold voltage of the memory cell exceeds a predetermined checkpoint, the data control unit converts write data to be written to the memory cell into data of the number of times indicating the remaining number of write voltage application times, inverts only one bit of the data of the number of times each time a write voltage application operation is performed, and changes a definition of the data of the number of times to thereby perform a subtraction operation.
Information query
Patent Agency Ranking
0/0