Invention Grant
- Patent Title: Input and output circuit apparatus
- Patent Title (中): 输入输出电路装置
-
Application No.: US12541633Application Date: 2009-08-14
-
Publication No.: US07859300B2Publication Date: 2010-12-28
- Inventor: Masaya Kibune
- Applicant: Masaya Kibune
- Applicant Address: JP Kawasaki
- Assignee: Fujitsu Limited
- Current Assignee: Fujitsu Limited
- Current Assignee Address: JP Kawasaki
- Agency: Arent Fox LLP
- Main IPC: H03K19/003
- IPC: H03K19/003 ; H03K19/0175

Abstract:
An input and output circuit apparatus includes a signal generating circuit configured to generate a first signal, an input and output circuit configured to receive the first signal from the signal generating circuit and a second signal to generate an output signal responsive to the first signal and the second signal, an operation test circuit having substantially an identical circuit configuration to the input and output circuit, and configured to receive the first signal from the signal generating circuit and a third signal to generate an output signal responsive to the first signal and the third signal, a check circuit configured to generates a check signal indicative of an operating condition of the operation test circuit in response to the output signal of the operation test circuit, and an adjustment circuit configured to adjust the signal generating circuit in response to the check signal output from the check circuit.
Public/Granted literature
- US20090302922A1 INPUT AND OUTPUT CIRCUIT APPARATUS Public/Granted day:2009-12-10
Information query