Invention Grant
US07863123B2 Direct contact between high-κ/metal gate and wiring process flow 有权
高金属栅极/接线工艺流程之间的直接接触

Direct contact between high-κ/metal gate and wiring process flow
Abstract:
A low resistance contact is formed to a metal gate or a transistor including a High-κ gate dielectric in a high integration density integrated circuit by applying a liner over a gate stack, applying a fill material between the gate stacks, planarizing the fill material to support high-resolution lithography, etching the fill material and the liner selectively to each other to form vias and filling the vias with a metal, metal alloy or conductive metal compound such as titanium nitride.
Public/Granted literature
Information query
Patent Agency Ranking
0/0