Invention Grant
US07863175B2 Zero interface polysilicon to polysilicon gate for flash memory 有权
零接口多晶硅到多晶硅栅极用于闪存

Zero interface polysilicon to polysilicon gate for flash memory
Abstract:
A system and method are disclosed for processing a zero angstrom oxide interface dual poly gate structure for a flash memory device. An exemplary method can include removing an oxide on a surface of a first poly layer and forming a second poly layer on the first poly layer in a same processing chamber. A transfer of the structure is not needed from an oxide removal tool to, for example, a poly layer formation tool, an implant tool, and the like. As a result, impurities containing a silicon oxide caused by exposure of the first poly layer to an oxygen-containing atmosphere do not form at the interface of the first and second poly layers.
Public/Granted literature
Information query
Patent Agency Ranking
0/0