Invention Grant
US07863189B2 Methods for fabricating silicon carriers with conductive through-vias with low stress and low defect density 有权
用于制造具有低应力和低缺陷密度的导电通孔的硅载体的方法

Methods for fabricating silicon carriers with conductive through-vias with low stress and low defect density
Abstract:
Methods are provided for fabricating silicon carriers with conductive through-vias that allow high-yield manufacture of silicon carrier with low defect density. In particular, methods are provided which enable fabrication of silicon carries with via diameters such as 1 to 10 microns in diameter for a vertical thickness of less than 10 micrometers to greater than 300 micrometers, which are capable robust to thermal-mechanical stresses during production to significantly minimize the thermal mechanical movement at the via sidewall interface between the silicon, insulator, liner and conductor materials.
Information query
Patent Agency Ranking
0/0