Invention Grant
US07865542B2 Digital signal processing block having a wide multiplexer 有权
具有宽多路复用器的数字信号处理块

Digital signal processing block having a wide multiplexer
Abstract:
A digital signal processing block having: 1) a first digital signal processing element including: a first multiplexer of a first plurality of multiplexers, the first multiplexer selecting between a first data input and a first zero constant input; and a first arithmetic unit coupled to the first plurality of multiplexers, the first arithmetic logic unit configured for addition; and 2) a second digital signal processing element including: a second multiplexer of a second plurality of multiplexers, the second multiplexer selecting between a second data input and a second zero constant input; and a second arithmetic unit coupled to the second plurality of multiplexers and to a third multiplexer of the first plurality of multiplexers, the second arithmetic unit configured for addition.
Public/Granted literature
Information query
Patent Agency Ranking
0/0