Invention Grant
- Patent Title: Sample/hold circuit, and analog-to-digital converter
- Patent Title (中): 采样/保持电路和模数转换器
-
Application No.: US12469736Application Date: 2009-05-21
-
Publication No.: US07868797B2Publication Date: 2011-01-11
- Inventor: Tomohiko Ito
- Applicant: Tomohiko Ito
- Applicant Address: JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Tokyo
- Agency: Turocy & Watson, LLP
- Priority: JP2008-135758 20080523
- Main IPC: H03M1/00
- IPC: H03M1/00

Abstract:
There is disclosed a sample-and-hold circuit. An operational amplifier includes an inverting input terminal, a non-inverting input terminal, an inverting output terminal, and a non-inverting output terminal. First and second groups of capacitors are operated in first to third modes periodically. Positive and negative input signals are input to charge an electric charge in the first mode, electric charge are held while positive and negative output signals are output from the operational amplifier by connecting between the inverting input terminal and the non-inverting output terminal and by connecting between the non-inverting input terminal and the inverting output terminal in the second mode, and electric charge are discharged in the third mode. Second group of capacitors shifts to the third mode when first group of capacitors is in the first or second mode, and shift to the first or second mode when first group of capacitors is in the third mode.
Public/Granted literature
- US20100066581A1 SAMPLE/HOLD CIRCUIT, AND ANALOG-TO-DIGITAL CONVERTER Public/Granted day:2010-03-18
Information query