Invention Grant
US07871831B1 Method for connecting flip chip components 有权
连接倒装芯片组件的方法

Method for connecting flip chip components
Abstract:
An automated system and method for determining flip chip connections involves generating a first projection that includes representations of bumps arranged over a core of the flip chip and generating a second projection that includes representations of I/O pads arranged around the core. The first projection is generated by drawing a line through each bump between a location of the flip chip and an outer portion of the flip chip and marking a location where the line terminates at the outer portion with a representation of the bump. The outer portion of the flip chip is traversed, and the first projection is generated based on the order in which bump representations are encountered. The second projection is generated by drawing a line through each I/O pad between a location of the flip chip and an outer portion of the flip chip and marking a location where the line terminates at the outer portion with a representation of the I/O pad. The outer portion of the flip chip is traversed, and the second projection is generated based on the order in which I/O pad representations are encountered. Connections between bump and I/O representations are made and connecting between bumps and I/O pads determined based on the connections between bump and I/O pad representations of respective first and second projections. The determined connections can be adjusted according to a hierarchy of bump representations to reduce or eliminate congestion, e.g., by changing a sequence of or deleting bump representations.
Information query
Patent Agency Ranking
0/0