Invention Grant
US07876720B2 Method and circuit for differential clock pulse compensation between two clock-pulse systems 有权
两个时钟脉冲系统之间差分时钟脉冲补偿的方法和电路

Method and circuit for differential clock pulse compensation between two clock-pulse systems
Abstract:
A differential clock pulse compensation is performed between the clock-pulse system (23) of a digital line-connected data interface and the asynchronous clock-pulse system (22) of a digital wireless data interface. A characteristic variable (20, 21) for the asynchronous differential clock pulse between the clock-pulse systems (22, 23) is monitored hereby. The data rate of the data (15, 16) transmitted over the line-connected data interface is adapted depending on the characteristic variable (20, 21).
Information query
Patent Agency Ranking
0/0