Invention Grant
- Patent Title: Arrangement of stacked integrated circuit dice having a direct electrical connection
- Patent Title (中): 具有直接电气连接的堆叠集成电路芯片的布置
-
Application No.: US11830614Application Date: 2007-07-30
-
Publication No.: US07880309B2Publication Date: 2011-02-01
- Inventor: Camillo Pilla
- Applicant: Camillo Pilla
- Applicant Address: DE Munich
- Assignee: Qimonda AG
- Current Assignee: Qimonda AG
- Current Assignee Address: DE Munich
- Main IPC: H01L23/49
- IPC: H01L23/49 ; H01L23/52 ; H01L23/02 ; H01L23/495

Abstract:
An arrangement of integrated circuit dice, includes first die including a first electrical coupling site and a second die comprising a second electrical coupling site, wherein the second die is stacked onto the first die such that the first electrical coupling site is at least partially exposed, wherein the first electrical coupling site and the second electrical coupling site are directly electrically connected, and a third die arranged above the first die and the second die such that a recess is formed, wherein one of the first electrical coupling sites is arranged in the recess.
Public/Granted literature
- US20090032969A1 Arrangement of Integrated Circuit Dice and Method for Fabricating Same Public/Granted day:2009-02-05
Information query
IPC分类: