Invention Grant
US07880504B2 Logic stages with inversion timing control 失效
具有反转定时控制的逻辑级

Logic stages with inversion timing control
Abstract:
A semiconductor integrated circuit includes logic circuits connected in a plurality of stages, a voltage-level inverting unit that is inserted in a signal transmission path of the logic circuits and inverts a voltage level input to the logic circuits, and an inversion-timing control unit that controls inversion timing for the voltage level inverted by the voltage-level inverting unit.
Public/Granted literature
Information query
Patent Agency Ranking
0/0