Invention Grant
US07882322B2 Early directory access of a double data rate elastic interface 失效
早期目录访问的双倍数据速率弹性界面

Early directory access of a double data rate elastic interface
Abstract:
A system and method to organize and use data sent over a double data rate interface so that the system operation does not experience a time penalty. The first cycle of data is used independently of the second cycle so that latency is not jeopardized. There are many applications. In a preferred embodiment for an L2 cache, the system transmits congruence class data in the first half and can start to access the L2 cache directory with the congruence class data.
Public/Granted literature
Information query
Patent Agency Ranking
0/0