Invention Grant
- Patent Title: Method of manufacturing a multilayer wiring board
- Patent Title (中): 多层布线板的制造方法
-
Application No.: US12007040Application Date: 2008-01-04
-
Publication No.: US07882627B2Publication Date: 2011-02-08
- Inventor: Tetsuya Koyama , Tsuyoshi Kobayashi , Hiroyuki Kato , Yoshihiro Machida
- Applicant: Tetsuya Koyama , Tsuyoshi Kobayashi , Hiroyuki Kato , Yoshihiro Machida
- Applicant Address: JP Nagano-Shi
- Assignee: Shinko Electric Industries Co., Ltd.
- Current Assignee: Shinko Electric Industries Co., Ltd.
- Current Assignee Address: JP Nagano-Shi
- Agency: Kratz, Quintos & Hanson, LLP
- Priority: JP2007-004595 20070112
- Main IPC: H01K3/00
- IPC: H01K3/00

Abstract:
First, a unilayer wiring board is fabricated, which has wiring layers formed in desired shapes on both sides of an insulating base member; and a metal bump formed on the wiring layer on one side of the insulating base member. Then, a desired number of unilayer boards are prepared and stacked up. On that case, the board disposed in the uppermost layer is prepared without having a metal bump. The boards are positioned and stacked up in such a manner that a metal bump of one of adjacent boards is connected to a corresponding wiring layer of the other board. Thereafter, resin is filled into gaps between the stacked boards, and insulating layers are formed on both sides of a multilayer board obtained through the above steps, in such a manner as to cover the entire surface except pad areas defined at predetermined positions on the wiring layers.
Public/Granted literature
- US20080168652A1 Method of manufacturing a multilayer wiring board Public/Granted day:2008-07-17
Information query