A phase locked loop (PLL) includes a frequency detector and a type 1 PLL including a phase detector. The phase detector produces a phase error signal indicative of a difference in phase between a reference signal and a feedback signal, while the frequency detector produces a frequency error signal indicative of a difference in frequency between the reference signal and the feedback signal. Logic switches between the phase detector and the frequency detector based on the frequency error signal.