Invention Grant
US07885798B2 Closed-loop modeling of gate leakage for fast simulators 有权
用于快速模拟器的栅极泄漏的闭环建模

Closed-loop modeling of gate leakage for fast simulators
Abstract:
A method for circuit simulation using a netlist in which a first device having an unmodeled, nonlinear behavior is modified by inserting a second device which has a nonlinear response approximating the unmodeled nonlinear behavior. The first device may be for example a first transistor and the second device may be a variable current source, in particular one whose current is modeled after a floating transistor template which represents gate leakage current of the first transistor (gate-to-source or gate-to-drain). During simulation of the circuit a parameter such as a gate-to-source voltage of the second transistor is controlled to model gate leakage. The model parameters can be a function of an effective quantum mechanical oxide thickness value of a gate of the first transistor technology.
Public/Granted literature
Information query
Patent Agency Ranking
0/0