Invention Grant
US07888781B2 Micro-layered lead frame semiconductor packages 有权
微层引线框半导体封装

Micro-layered lead frame semiconductor packages
Abstract:
Semiconductor packages and methods for making and using the same are described. The semiconductor packages contain a lead frame with a customized array of lands at the bottom of the package. The lands are connected to a series of leads that are located within the perimeter of the lands. The leads can be routed according to the requirements of each specific IC die which they support and therefore can support both a single die and multiple die in the semiconductor package. Such a configuration provides a flexible routing for optimized layout, a maximized package density, and a higher input/output capability with a smaller package size. Other embodiments are also described.
Public/Granted literature
Information query
Patent Agency Ranking
0/0