Invention Grant
US07898546B1 Logical design of graphics system with reduced shadowed state memory requirements 有权
具有减少阴影状态存储器要求的图形系统的逻辑设计

Logical design of graphics system with reduced shadowed state memory requirements
Abstract:
A graphics processing unit is designed to have validation logic utilizing a reduced memory space shadow memory as a source of state information for performing validation of commands. A semantic analysis is performed to generate the validation logic such that the reduced memory space shadow memory has a size small than a memory size required to store a full representation of a set of state variables associated with a class of commands.
Information query
Patent Agency Ranking
0/0