Invention Grant
US07904741B2 Dynamic clock phase alignment between independent clock domains 失效
独立时钟域之间的动态时钟相位对准

Dynamic clock phase alignment between independent clock domains
Abstract:
A design structure is described for dynamically aligning clocks in independent clock domains with minimal latency. In the preferred embodiments, a reference clock in the destination clock domain that is some multiple times the data clock of the destination clock domain is used to sample a data sample signal from the source domain. The sampled data is used to determine at what time slice of the reference clock the data sample signal is changing and therefore at what phase of time slice or phase of the data clock the clocks can be aligned to ensure valid data will be transferred between clock domains.
Public/Granted literature
Information query
Patent Agency Ranking
0/0