A memory system comprises a plurality of memory storage elements, an address sparing module coupled to the plurality of memory storage elements and operable to map first addresses of first predetermined memory locations to second addresses of second predetermined memory locations, and an ECC (error correcting cod) combinatorial logic circuit coupled to the plurality of memory storage elements and operable to detect and correct errors in data read from the plurality of memory storage elements in less than three clock cycles.