Invention Grant
US07904870B2 Method and apparatus for integrated circuit design model performance evaluation using basic block vector clustering and fly-by vector clustering
有权
集成电路设计模型性能评估的方法和装置,采用基本的块矢量聚类和飞行矢量聚类
- Patent Title: Method and apparatus for integrated circuit design model performance evaluation using basic block vector clustering and fly-by vector clustering
- Patent Title (中): 集成电路设计模型性能评估的方法和装置,采用基本的块矢量聚类和飞行矢量聚类
-
Application No.: US12112035Application Date: 2008-04-30
-
Publication No.: US07904870B2Publication Date: 2011-03-08
- Inventor: Robert H. Bell, Jr. , Wen-Tzer Thomas Chen , Venkat Rajeev Indukuru , Pattabi Michael Seshadri , Madhavi Gopal Valluri
- Applicant: Robert H. Bell, Jr. , Wen-Tzer Thomas Chen , Venkat Rajeev Indukuru , Pattabi Michael Seshadri , Madhavi Gopal Valluri
- Applicant Address: US NY Armonk
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Current Assignee Address: US NY Armonk
- Agent Matt Talpis; Mark P Kahler
- Main IPC: G06F9/455
- IPC: G06F9/455

Abstract:
A test system or simulator includes an enhanced IC test application sampling software program that executes test application software on a semiconductor die IC design model. The enhanced test application sampling software may include trace, simulation point, CPI error, clustering, instruction budgeting, and other programs. The enhanced test application sampling software generates basic block vectors (BBVs) and fly-by vectors (FBVs) from instruction trace analysis of test application software workloads. The enhanced test application sampling software utilizes the microarchitecture dependent information to generate the FBVs to select representative instruction intervals from the test application software. The enhanced test application sampling software generates a reduced representative test application software program from the BBV and FBV data utilizing a global instruction budgeting analysis method. Designers use the test system with enhanced test application sampling software to evaluate IC design models by using the representative test application software program.
Public/Granted literature
Information query