Invention Grant
US07908545B2 Pipeline architecture for maximum a posteriori (MAP) decoders 失效
最大后验(MAP)解码器的管道架构

Pipeline architecture for maximum a posteriori (MAP) decoders
Abstract:
The sliding window approach to pipeline maximum a posteriori (MAP) decoder architecture is modified to decrease processing time. Once the forward metrics have been calculated for the first sliding window of the decoder, the reverse metrics for each window are calculated while the forward metrics for the next window are calculated. As each new forward metric is calculated and stored into memory, the forward metric from the previous window is read from memory for use with reverse metric being calculated in calculating extrinsic value. Each forward metric for use in calculating an extrinsic value is written to the same memory location. The calculations can be reversed, reverse metrics being calculated first, followed by reverse metric calculations. Although this architecture as developed for a turbo decoder, all convolution codes can use the MAP algorithm of the present invention.
Public/Granted literature
Information query
Patent Agency Ranking
0/0