Invention Grant
- Patent Title: Method for fabricating multi-chip stacked package
- Patent Title (中): 制造多芯片堆叠封装的方法
-
Application No.: US12134336Application Date: 2008-06-06
-
Publication No.: US07919358B2Publication Date: 2011-04-05
- Inventor: Geng-Shin Shen , Yu-Ren Chen
- Applicant: Geng-Shin Shen , Yu-Ren Chen
- Applicant Address: TW Hsinchu
- Assignee: Chipmos Technologies Inc
- Current Assignee: Chipmos Technologies Inc
- Current Assignee Address: TW Hsinchu
- Agency: Sinorica, LLC
- Agent Ming Chow
- Priority: TW96134358A 20070914
- Main IPC: H01L21/00
- IPC: H01L21/00

Abstract:
A multi-chips stacked package method which includes providing a lead frame includes a top surface and a reverse surface formed by a plurality of inner leads and a plurality of outer leads; fixing a first chip on the reverse surface of the lead frame and the active surface of the first chip includes a plurality of first pads closed to the central region; forming a plurality of first metal wires, and the first pads are electrically connected to the first inner leads and the second inner leads by the first metal wires; forming a plurality of metal spacers on the thermal fin of the lead frame; fixing a second chip to electrically connect to the top surface of the first inner leads and the second inner leads; forming a plurality of second metal wires, and the second pads are electrically connected to the top surface of the first inner leads and the second inner leads; and flowing a molding to form an encapsulated material to cover the first chip, the first metal wires, the second chip, the second metal wires, the first inner leads and the second inner leads and the outer leads being exposed.
Public/Granted literature
- US20090075426A1 Method for Fabricating Multi-Chip Stacked Package Public/Granted day:2009-03-19
Information query
IPC分类: