Invention Grant
- Patent Title: Control circuit for controlling on-die termination impedance
- Patent Title (中): 用于控制管芯端接阻抗的控制电路
-
Application No.: US12605476Application Date: 2009-10-26
-
Publication No.: US07919978B2Publication Date: 2011-04-05
- Inventor: Jung Hoon Park
- Applicant: Jung Hoon Park
- Applicant Address: KR Kyoungki-do
- Assignee: Hynix Semiconductor Inc.
- Current Assignee: Hynix Semiconductor Inc.
- Current Assignee Address: KR Kyoungki-do
- Agency: Ladas & Parry LLP
- Priority: KR10-2007-0106476 20071023
- Main IPC: H03K17/16
- IPC: H03K17/16 ; H03K19/003 ; G11C7/00

Abstract:
The present invention relates to an ODT control circuit which is controlled in synchronization with an external clock during power-down mode. An ODT control circuit according to the present invention includes a clock control circuit which receives a synchronized internal clock signal and a DLL clock signal, and selects either one of the internal clock signal or the DLL clock signal according to the power mode to output a plurality of delayed clock signals; and an ODT control signal generation circuit which receives an ODT command, and controls the ODT command with the internal clock signal and a plurality of the delayed clock signals to generate and output an ODT control signal. According to the present invention, an ODT control signal for controlling an on-die termination resistor is synchronized with an external clock even during power-down mode, thereby more effectively controlling the ODT control signal.
Public/Granted literature
- US20100045340A1 CONTROL CIRCUIT FOR CONTROLLING ON-DIE TERMINATION IMPEDANCE Public/Granted day:2010-02-25
Information query