Semiconductor device having resistance based memory array, method of reading, and systems associated therewith
Abstract:
One embodiment includes a non-volatile memory cell array, and a read unit configured to disable read operation for the non-volatile memory cell array for a time period following writing of data in the non-volatile memory cell array.
Information query
Patent Agency Ranking
0/0