Invention Grant
US07927941B2 Method of fabricating field effect transistors with different gate widths 有权
制造栅极宽度不同的场效晶体管的方法

Method of fabricating field effect transistors with different gate widths
Abstract:
Four regions (a narrow NMOS region, a wide NMOS region, a wide PMOS region, and a narrow PMOS region) are defined on a semiconductor substrate. Then, after a gate insulating film and a polysilicon film are sequentially formed on the semiconductor substrate, n-type impurities are introduced into the polysilicon film in the wide NMOS region. Next, by patterning the polysilicon film, gate electrodes are formed in the four regions. Then, n-type impurities are introduced into the gate electrodes in the narrow NMOS region and the wide NMOS region. As a result, an impurity concentration of the gate electrode in the narrow NMOS region becomes lower than that of the gate electrode in the wide NMOS region.
Public/Granted literature
Information query
Patent Agency Ranking
0/0