Invention Grant
US07929935B2 Wireless data communications using FIFO for synchronization memory 有权
无线数据通信使用FIFO进行同步存储

Wireless data communications using FIFO for synchronization memory
Abstract:
A microprocessor system architecture is disclosed which allows for the selective execution of programmed ROM microcode or, alternatively, RAM microcode if there has been a correction or update made to the ROM microcode originally programmed into the system. Patched or updated RAM microcode is utilized or executed only to the extent of changes to the ROM microcode, otherwise the ROM microcode is executed in its normal fashion. When a patch is received, it is loaded into system RAM along with instructions or other appropriate signals to direct the execution of the patched or updated microcode from RAM instead of the existing ROM microcode. Various methods are presented for selecting the execution of the appropriate microcode depending upon whether there have been changes made to it.
Public/Granted literature
Information query
Patent Agency Ranking
0/0