Invention Grant
US07932131B2 Reduction of package height in a stacked die configuration 有权
降低堆叠管芯配置中的封装高度

Reduction of package height in a stacked die configuration
Abstract:
A method and structure for reducing the size of semiconductor package is disclosed. In one example embodiment, a method for stacking dies of a semiconductor package includes forming a set of insulated bonding wires between respective bonding pads of a first semiconductor integrated circuit die and a conductive layer electrically detached from the respective bonding pads, applying an adhesive material on a top surface of the first semiconductor integrated circuit die, and securing a second semiconductor integrated circuit die one the top surface of the first semiconductor integrated circuit die with the adhesive material.
Public/Granted literature
Information query
Patent Agency Ranking
0/0