Invention Grant
- Patent Title: Enhanced copper posts for wafer level chip scale packaging
- Patent Title (中): 用于晶圆级芯片级封装的增强型铜柱
-
Application No.: US12899168Application Date: 2010-10-06
-
Publication No.: US07932601B2Publication Date: 2011-04-26
- Inventor: Kuo-Chin Chang , Han-Ping Pu , Pei-Haw Tsao
- Applicant: Kuo-Chin Chang , Han-Ping Pu , Pei-Haw Tsao
- Applicant Address: TW Hsin-Chu
- Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee Address: TW Hsin-Chu
- Agency: Slater & Matsil, L.L.P.
- Main IPC: H01L23/48
- IPC: H01L23/48 ; H01L21/44

Abstract:
An enhanced wafer level chip scale packaging (WLCSP) copper electrode post is described having one or more pins that protrude from the top of the electrode post. When the solder ball is soldered onto the post, the pins are encapsulated within the solder material. The pins not only add shear strength to the soldered joint between the solder ball and the electrode post but also create a more reliable electrical connection due to the increased surface area between the electrode post/pin combination and the solder ball. Moreover, creating an irregularly shaped solder joint retards the propagation of cracks that may form in the intermetal compounds (IMC) layer formed at the solder joint.
Public/Granted literature
- US20110057313A1 Enhanced Copper Posts for Wafer Level Chip Scale Packaging Public/Granted day:2011-03-10
Information query
IPC分类: