Invention Grant
- Patent Title: Rate verification of an incoming serial alignment sequence
- Patent Title (中): 输入串行对齐序列的速率验证
-
Application No.: US10750056Application Date: 2003-12-30
-
Publication No.: US07934112B2Publication Date: 2011-04-26
- Inventor: Vincent E. Von Bokern , Serge Bedwani
- Applicant: Vincent E. Von Bokern , Serge Bedwani
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Blakely, Sokoloff, Taylor & Zafman LLP
- Main IPC: G06F1/12
- IPC: G06F1/12 ; G06F13/42 ; H04L5/00 ; H04L7/00 ; G11B15/18 ; G11B17/00 ; G11B19/02
Abstract:
A technique for rate verification of an incoming serial alignment sequence includes receiving an incoming serial stream. A determination is then made as to whether an align sequence is recognized in the incoming serial stream. When an align sequence is recognized, a check is made to determine if an appropriate number of align primitives are received during a predetermined number of clock periods. If the number of received align primitives matches the predetermined number, then a rate-verified align detect signal is asserted.
Public/Granted literature
- US20050146804A1 Rate verification of an incoming serial alignment sequence Public/Granted day:2005-07-07
Information query
