Invention Grant
US07934134B2 Method and apparatus for performing logic built-in self-testing of an integrated circuit 有权
用于执行集成电路内置自检的逻辑的方法和装置

Method and apparatus for performing logic built-in self-testing of an integrated circuit
Abstract:
A method for performing a logical built-in self-test of an integrated circuit is disclosed. The method includes performing a flush and scan test to determine whether the scan chains function correctly. If one of the scan chains does not function correctly, the logical built-in self-test is terminated. If each of the scan chains functions correctly, a structural test of the design-for-test logic supporting LBIST is performed to determine whether the LBIST design-for-test logic functions correctly. If the LBIST design-for-test logic does not function correctly, the logical built-in self-test is terminated. If the LBIST design-for-test logic functions correctly, a level sensitive scan design test of the functional combinational logic is performed using the logic supporting LBIST design-for-test to determine if the integrated circuit functions correctly.
Information query
Patent Agency Ranking
0/0