Invention Grant
US07935589B2 Enhanced stress for transistors 有权
晶体管增强应力

Enhanced stress for transistors
Abstract:
A transistor disposed on a substrate includes a gate, spacers on gate sidewalls, and diffusion regions adjacent to the gate. Silicide contacts on the diffusion regions are displaced from the spacers by a distance G. Stressors may be provided in the diffusion region to induce a first stress in the channel region of the transistor.
Public/Granted literature
Information query
Patent Agency Ranking
0/0