An image processor for lowering data transfer speed. A JPEG compression circuit performs two-dimensional compression process on data output from a YCbCr conversion circuit to generate compressed image data. A timing signal generator changes the frequency of a transfer clock signal in accordance with the compressed image data. An output circuit outputs the compressed image data in accordance with the transfer clock signal.