Invention Grant
- Patent Title: Standard cell and semiconductor device
- Patent Title (中): 标准电池和半导体器件
-
Application No.: US12362271Application Date: 2009-01-29
-
Publication No.: US07956661B2Publication Date: 2011-06-07
- Inventor: Hirohisa Machida
- Applicant: Hirohisa Machida
- Applicant Address: JP Kawasaki-shi
- Assignee: Renesas Electronics Corporation
- Current Assignee: Renesas Electronics Corporation
- Current Assignee Address: JP Kawasaki-shi
- Agency: Miles & Stockbridge P.C.
- Priority: JP2008-017574 20080129
- Main IPC: H03K3/00
- IPC: H03K3/00

Abstract:
The present invention provides a standard cell and a scan flip flop circuit capable of introducing a scan test also to a system LSI having an ACS circuit. One standard cell is configured by: a 3-input selection circuit for selecting one signal from three input signals; and a flip flop circuit. The 3-input selection circuit receives a control signal and a test signal at its control input part and its first input part, respectively. First and second signals are supplied to second and third input parts, and a selection signal is supplied to a selector input part. On the basis of the control signal and the selection signal, any of the signals input to the first to third input parts is output from the output part.
Public/Granted literature
- US20090189663A1 STANDARD CELL AND SEMICONDUCTOR DEVICE Public/Granted day:2009-07-30
Information query