Invention Grant
US07958421B2 Single-pass, concurrent-validation methods for generating test patterns for sequential circuits 失效
用于生成连续电路测试模式的单通,并发验证方法

Single-pass, concurrent-validation methods for generating test patterns for sequential circuits
Abstract:
A single-pass, concurrent validation method for generating test pattern sequences for sequential circuits maps fault objects arriving at circuit next-state lines into good next-state fault objects, and passes these mapped results to a next time-frame by placing the good next-state fault objects on present-state lines corresponding to the next-state lines at which to fault objects arrived. Path-enabling functions created during an initial time-frame are reused for all subsequent time-frames, permitting a fault-propagation size and a path-enabling function size to be bounded by a function size established during the initial time-frame. A valid test pattern sequence is found when a primary output line has a good output level that is a complement of a faulty output level for the line. In one embodiment, the determination and comparison of output levels is carried out concurrently.
Information query
Patent Agency Ranking
0/0