Invention Grant
US07962726B2 Recycling long multi-operand instructions 失效
回收长操作数指令

Recycling long multi-operand instructions
Abstract:
A pipelined microprocessor configured for long operand instructions is disclosed. The microprocessor includes a memory unit and a load-store unit. The load store unit is coupled to the memory unit and includes a data formatter receiving information from the memory unit and including an operand selector and a shift register portion. The microprocessor also includes an execution unit coupled to the load-store unit and receiving operand information there from. The execution unit includes output latches coupled to a storage location within the execution unit for storing output information from the execution unit.
Public/Granted literature
Information query
Patent Agency Ranking
0/0