Invention Grant
- Patent Title: Pattern-producing method for semiconductor device
- Patent Title (中): 半导体器件的图案制作方法
-
Application No.: US12385454Application Date: 2009-04-08
-
Publication No.: US07966584B2Publication Date: 2011-06-21
- Inventor: Suigen Kyoh , Toshiya Kotani , Soichi Inoue
- Applicant: Suigen Kyoh , Toshiya Kotani , Soichi Inoue
- Applicant Address: JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Tokyo
- Agency: Finnegan, Henderson, Farabow, Garrett & Dunner, L.L.P.
- Priority: JP2003-420984 20031218
- Main IPC: G06F17/50
- IPC: G06F17/50

Abstract:
Disclosed is a method of producing a pattern for a semiconductor device, comprising extracting part of a pattern layout, perturbing a pattern included in the part of the pattern layout to generate a perturbation pattern, correcting the perturbation pattern, predicting a first pattern, to be formed on a wafer, from the corrected perturbation pattern, acquiring a first difference between the perturbation pattern and the first pattern, and storing information concerning the perturbation pattern including information concerning the first difference.
Public/Granted literature
- US20090199148A1 Pattern-producing method for semiconductor device Public/Granted day:2009-08-06
Information query