Invention Grant
US07971162B2 Verification of spare latch placement in synthesized macros 有权
在合成宏中验证备用锁存器位置

Verification of spare latch placement in synthesized macros
Abstract:
A method to assess spare latch placement in a macro, the method comprises steps of: determining a location for each spare latch in the macro; examining local clock buffers associated with the macro to locate any local clock buffers without a spare latch directly attached to clock nets driven by said local clock buffer; measuring a distance between each of the local clock buffers without spare latches and a closest spare latch; running statistics for the local clock buffers from the measuring step; and locating macros with inadequate spare latch placement using the statistics.
Public/Granted literature
Information query
Patent Agency Ranking
0/0