Invention Grant
US07973692B2 Systems and methods for synchronous, retimed analog to digital conversion 失效
用于基于锁存的模数转换的系统和方法

Systems and methods for synchronous, retimed analog to digital conversion
Abstract:
Various embodiments of the present invention provide systems and methods for analog to digital conversion. For example, a latch based analog to digital converter is disclosed that includes a first interleave with a set of comparators, a selector circuit and a latch. The set of comparators is operable to compare an analog input with respective reference voltages, and is synchronized to a clock phase. The selector circuit is operable to select an output of one of the set of comparators based at least in part on a selector input. A first interleave output is derived from the selected output. The latch receives a second interleave output from a second interleave and is transparent when the clock phase is asserted. The selector input includes an output of the latch.
Information query
Patent Agency Ranking
0/0