Invention Grant
US07996574B2 Messaging mechanism for inter processor communication 有权
交互处理器通信的消息传递机制

Messaging mechanism for inter processor communication
Abstract:
An apparatus and method are provided for connecting a host Enterprise System Connection Architecture (ESCON) Input/Output (I/O) interface to a cache of a data storage system. The apparatus includes (a) a set of at least 4 pipelines, each pipeline being coupled on a first end to the host ESCON I/O interface and being coupled on a second end to the cache, (b) a plurality of line processors, each line processor controlling one or more of the pipelines of the set of pipelines, and (c) in each pipeline, a protocol engine, the protocol engine configured to distinguish user data from frame header data and separate the user data from the frame header data for transport over the pipeline.
Public/Granted literature
Information query
Patent Agency Ranking
0/0