Invention Grant
US07996641B2 Structure for hub for supporting high capacity memory subsystem 有权
支持高容量内存子系统的集线器结构

Structure for hub for supporting high capacity memory subsystem
Abstract:
A design structure is provided for a hub for use in a high-capacity memory subsystem in which memory modules arranged in one or more clusters, each attached to a respective hub which in turn is attached to a memory controller. Within a cluster, data is interleaved so that each data access command accesses all modules of the cluster. The hub communicates with the memory modules at a lower bus frequency, but the distributing of data among multiple modules enables the cluster to maintain the composite data rate of the memory-controller-to-hub bus. Preferably, the memory system employs buffered memory chips having dual-mode operation, one of which supports a cluster configuration in which data is interleaved and the communications buses operate at reduced bus width and/or reduced bus frequency to match the level of interleaving.
Public/Granted literature
Information query
Patent Agency Ranking
0/0