Invention Grant
US07996655B2 Multiport execution target delay queue FIFO array 失效
多端口执行目标延迟队列FIFO数组

Multiport execution target delay queue FIFO array
Abstract:
One embodiment provides a method of forwarding data in a processor. The method generally includes providing at least one cascaded delayed execution pipeline unit having at least a first pipeline and a second pipeline for executing first and second instructions in a common issue group, wherein the second pipeline executes the second instruction in a delayed manner relative to the execution of the first instruction in the first pipeline, storing results generated by an execution unit of the first pipeline in a first-in first-out (FIFO) storage target delay queue, determining if the target delay queue contains source data for executing the second instruction, and if the target delay queue contains source data for the second instruction, forwarding the source data for the second instruction from the target delay queue to an execution unit of the second pipeline.
Public/Granted literature
Information query
Patent Agency Ranking
0/0