Invention Grant
US07996715B2 Multi nodal computer system and method for handling check stops in the multi nodal computer system
有权
多节点计算机系统和多节点计算机系统中检查停止处理方法
- Patent Title: Multi nodal computer system and method for handling check stops in the multi nodal computer system
- Patent Title (中): 多节点计算机系统和多节点计算机系统中检查停止处理方法
-
Application No.: US12265137Application Date: 2008-11-05
-
Publication No.: US07996715B2Publication Date: 2011-08-09
- Inventor: Karin Rebmann , Dietmar Schmunkamp , Tobias Webel , Thomas E. Gilbert , Timothy G. McNamara , Patrick J. Meaney
- Applicant: Karin Rebmann , Dietmar Schmunkamp , Tobias Webel , Thomas E. Gilbert , Timothy G. McNamara , Patrick J. Meaney
- Applicant Address: US NY Armonk
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Current Assignee Address: US NY Armonk
- Agent Steven Chiu
- Priority: DE03104737 20031216
- Main IPC: G06F11/00
- IPC: G06F11/00

Abstract:
A new multi nodal computer system comprising a number of nodes on which chips of different types reside. The new multi nodal computer system is characterized in that there is one clock chip per node, each clock chip controlling only the chips residing on that node said chips being appropriate for sending a check stop request to the associated clock chip in case of a malfunction. A new check stop handling method is characterized in that depending on the source of the check stop request the clock chip that received the check stop request initiates a system check stop, a node check up, or a chip check stop.
Public/Granted literature
- US20090070622A1 Multi nodal Computer System and Method for Handling Check Stops in the Multi nodal Computer System Public/Granted day:2009-03-12
Information query