Invention Grant
US08015526B2 Static timing slacks analysis and modification 有权
静态定时松散分析和修改

Static timing slacks analysis and modification
Abstract:
A method, system and computer program product for analyzing and modifying a static timing slack of a timing path in a static timing analysis of a design of an integrated circuit (IC) with a transient power supply are disclosed. A static timing slack analysis is performed at a selected endpoint in an IC to obtain a candidate timing path leading to the endpoint with a worst static timing slack. A transient static timing slack is determined for the candidate timing path for each clock cycle of a clock signal under the transient power supply. The determined transient static timing slack is used to adjust the timing of the IC and to modify the static timing slack of the candidate timing path.
Public/Granted literature
Information query
Patent Agency Ranking
0/0