Invention Grant
US08017497B2 Method for manufacturing semiconductor 有权
半导体制造方法

  • Patent Title: Method for manufacturing semiconductor
  • Patent Title (中): 半导体制造方法
  • Application No.: US12687846
    Application Date: 2010-01-14
  • Publication No.: US08017497B2
    Publication Date: 2011-09-13
  • Inventor: Hideo Oi
  • Applicant: Hideo Oi
  • Applicant Address: US TX Austin
  • Assignee: Freescale Semiconductor, Inc.
  • Current Assignee: Freescale Semiconductor, Inc.
  • Current Assignee Address: US TX Austin
  • Agent Charles Bergere
  • Priority: JP2009-028928 20090210
  • Main IPC: H01L21/30
  • IPC: H01L21/30
Method for manufacturing semiconductor
Abstract:
A method for manufacturing a high quality semiconductor device having a through via structure. A substrate is manufactured with an oxide layer including a window region in a region in which a through via is formed. The substrate is bonded with another substrate to form an SOI substrate. The SOI substrate is ground to reduce its thickness. An island region is formed in a region at which a TSV (Through Silicon Via) structure is formed. A device and a TSV are coupled by a wire. The silicon substrate at a bottom side of the SOI substrate is removed to expose the island region from the bottom. A back contact for the TSV is formed in the window region, which is formed in a buried oxide layer.
Public/Granted literature
Information query
Patent Agency Ranking
0/0