Invention Grant
- Patent Title: Methods for a multiple die integrated circuit package
- Patent Title (中): 多芯片集成电路封装的方法
-
Application No.: US12430388Application Date: 2009-04-27
-
Publication No.: US08030135B2Publication Date: 2011-10-04
- Inventor: Robert F. Wallace
- Applicant: Robert F. Wallace
- Applicant Address: US TX Plano
- Assignee: SanDisk Technologies Inc.
- Current Assignee: SanDisk Technologies Inc.
- Current Assignee Address: US TX Plano
- Agency: Vierra Magen Marcus & DeNiro LLP
- Main IPC: H01L21/60
- IPC: H01L21/60 ; H01L21/603

Abstract:
Methods for a multiple die package for integrated circuits are disclosed. An insulator layer is provided and one or more vias are formed within it. The insulator may be provided without vias, and vias formed later. At least one integrated circuit is provided and electrically coupled to at least one lead of a first leadframe overlying one surface of the insulator. At least one second integrated circuit is provided and electrically coupled to a second leadframe overlying a second surface of the insulator. Electrical connections between the two leadframes and the first and second integrated circuits are made through the insulator at selected locations, by coupling at least one lead of the first and second leadframes one to another. The leads of the first and second leadframe may be physically coupled by a welding process within vias in the insulator. A method for a removable storage card is also described.
Public/Granted literature
- US20090239340A1 METHODS FOR A MULTIPLE DIE INTEGRATED CIRCUIT PACKAGE Public/Granted day:2009-09-24
Information query
IPC分类: