Invention Grant
US08030199B2 Transistor fabrication method 有权
晶体管制造方法

Transistor fabrication method
Abstract:
A method of forming low stack height transistors having controllable linewidth in an integrated circuit without channeling is disclosed. A disposable hardmask of doped glass is utilized to define the gate and subsequently protect the gate (and the underlying substrate) during ion implantation which forms the source and drains. A variety of silicided and non-silicided) structures may be formed.
Public/Granted literature
Information query
Patent Agency Ranking
0/0