- Patent Title: Time reduction of address setup/hold time for semiconductor memory
-
Application No.: US12987466Application Date: 2011-01-10
-
Publication No.: US08031537B2Publication Date: 2011-10-04
- Inventor: Makoto Niimi , Kenji Nagai , Takaaki Furuyama
- Applicant: Makoto Niimi , Kenji Nagai , Takaaki Furuyama
- Applicant Address: US CA Sunnyvale
- Assignee: Spansion LLC
- Current Assignee: Spansion LLC
- Current Assignee Address: US CA Sunnyvale
- Priority: JP2007-328337 20071220
- Main IPC: G11C7/10
- IPC: G11C7/10

Abstract:
In the storage device of the invention, latch control is performed on a series of signals in response to latch control signals. Latch control terminals are provided to which the latch control signals are input respectively and a plurality of signal terminals to which a series of signals are input. Herein, a plurality of latch circuits is provided so as to correspond to the plurality of signal terminals, respectively. The plurality of latch circuits are located within a specified distance from their associated signal terminals respectively and within a specified distance from the latch control terminals. The delays of signal transmission from the signal terminals to their associated latch circuits can be equalized and the delays of signal transmission from the latch control terminals to which the latch control signals for executing latch control are input to the latch circuits can be equalized. This contributes to a reduction in the skew of the latch characteristics of the signals.
Public/Granted literature
- US20110103157A1 TIME REDUCTION OF ADDRESS SETUP/HOLD TIME FOR SEMICONDUCTOR MEMORY Public/Granted day:2011-05-05
Information query