Invention Grant
US08045670B2 Interpolative all-digital phase locked loop 有权
内插全数字锁相环

Interpolative all-digital phase locked loop
Abstract:
An embodiment of the present invention provides a phase locked loop that operates on clock signals derived from an RF clock signal generated by the phase locked loop. A frequency reference input provides a reference clock. A controllable oscillator generates the RF clock signal. A phase detection circuit operates on the reference clock to provide digital phase error samples indicative of a phase difference between the reference clock and the RF clock. An interpolator is coupled to the phase detection circuit for performing a sample rate conversion between the reference clock and the clock derived from the RF clock signal.
Public/Granted literature
Information query
Patent Agency Ranking
0/0